

TUESDAY

ORAL PRESENTATIONS

* Invited Paper

Reliability and Ruggedness I

Session Chairs: Alberto Castellazzi and Peter Losee

Tuesday Morning, September 19, 2017

Thurgood Marshall Ballroom, North Salon

8:30 am – 10:00 am

8:30 AM TU.D1.1

Reliability of SiC Power Devices against Terrestrial Neutron Single-Event Burnout

Daniel J. Lichtenwalner¹, Akin Akturk², James McGarrity², Jim Richmond¹, Thomas Barbieri³, Brett Hull¹, Dave Grider¹, Scott Allen¹ and Palmour W. John¹; ¹Wolfspeed, A Cree Company, United States; ²CoolCAD Electronics LLC, United States; ³Wolfspeed, A Cree Company, United States.

8:45 AM TU.D1.2

Switching Reliability of SiC-MOSFETs Containing Expanded Stacking Faults

Ryusei Fujita, Kazuki Tani, Kumiko Konishi and Akio Shima; Hitachi, Japan.

9:00 AM *TU.D1.3

Reliability Challenges for SiC Power Devices in Systems and the Impact on Reliability Testing

Nando Kaminski; University of Bremen, Germany.

9:30 AM *TU.D1.4

Extreme Environment SiC Integrated Circuits

Carl-Mikael Zetterling; Royal Institute of Technology (KTH), Sweden.

10:00 AM BREAK

Manufacturing Innovations

Session Chairs: Anant Agarwal and Kimimori Hamada

Tuesday Morning, September 19, 2017

Thurgood Marshall Ballroom, North Salon

10:30 am – 12:00 pm

10:30 AM TU.C1.1

Investigation of Forward Voltage Degradation Due to Process-Induced Defects in 4H-SiC MOSFET

Kumiko Konishi, Ryusei Fujita, Yuki Mori and Akio Shima; Hitachi, Japan.

10:45 AM TU.C1.2

TLS-Dicing(TM) for SiC – Latest Assessment Results

Dirk Lewke^{2,1}, Mercedes Maria Barreto¹, Karl O. Dohnke³, Hans-Ulrich Zuehlke², Martin Schellenberger¹ and Christian Belgardt²; ¹Fraunhofer Institute for Integrated Systems and Device Technology IISB, Germany; ²3D-Micromac AG, Germany; ³Infineon Technologies AG, Germany.

11:00 AM TU.C1.3

In-Coming and In-Line Defectivity Control Solutions for Silicon Carbide Manufacturing

Daniel Arias¹, Mario Coppola², Nicolò Piluso², Simona Lorenti², Marcello Coco², Giovanni Franco², Antonella Di Salvo², Somanchi Anoop¹ and Paolo Parisi¹; ¹KLA-Tencor, France; ²STMicroelectronics, Italy.

11:15 AM TU.C1.4

Characterization of pn-Diode Fabricated from Surface Damage-Free 4H-SiC Wafer Using Si-Vapor Etching Process

Satoshi Torimi¹, Norihito Yabuki¹, Takuya Sakaguchi¹, Masato Shinohara¹, Youji Teramoto¹, Satoru Nogami¹, Makoto Kitabatake¹ and Junji Senzaki²; ¹Toyo Tanso Co., Ltd., Japan; ²National Institute of Advanced Industrial Science and Technology, Japan.

11:30 AM *TU.C1.5

History, Status and Prospects of Packaging Technology for SiC MOSFETS

David Levett; Infineon Technologies, Germany.

Focused Topics in SiC Epitaxy

Session Chairs: Al Burk and Hidekazu Tsuchida

Tuesday Morning, September 19, 2017

Thurgood Marshall Ballroom, West Salon

8:30 am – 10:00 am

8:30 AM *TU.A1.1

Status and Trends in Epitaxy and Defects

Hiroshi Osawa; Showa Denko K.K., Japan.

9:00 AM TU.A1.2

CVD Filling of Narrow Deep 4H-SiC Trenches in a Quasi-Selective Epitaxial Growth Mode

Shiyang Ji¹, Ryoji Kosugi¹, Kazutoshi Kojima¹, Kazuhiro Mochizuki¹, Yasuyuki Kawada^{1,2}, Kohei Adachi¹, Yoshiyuki Yonezawa¹, Sadafumi Yoshida¹ and Hajime Okumura¹; ¹National Institute of Advanced Industrial Science and Technology, Japan; ²Fuji Electric Co., Ltd, Japan.

9:15 AM TU.A1.3

99.9% BPD Free 4H-SiC Epitaxial Layer with Precisely Controlled Doping upon 3 x 150 mm Hot-Wall CVD

Keiji Wada, Takemi Terao, Hironori Itoh, Takaya Miyase, Tsutomu Hori, Hideyuki Doi, Masaki Furumai and Tatsuya Tanabe; Sumitomo Electric Industries, Ltd., Japan.

9:30 AM TU.A1.4

Triangular Defects Reduction of 4H-SiC Epitaxial Growth in a Planetary Reactor

Weili Lu, Jia Li, Yulong Fang, Jiayun Yin and Zhihong Feng; Hebei Semiconductor Research Institute, China.

9:45 AM TU.A1.5

Wide-Range Control of Carrier Lifetimes in 4H-SiC Epilayer by V Doping

Koichi Murata¹, Takeshi Tawara^{2,3}, Anli Yang¹, Tetsuya Miyazawa¹ and Hidekazu Tsuchida¹; ¹ Central Research Institute of Electric Power Industry, Japan; ²National Institute of Advanced Industrial Science and Technology, Japan; ³Fuji Electric Co., Ltd., Japan.

10:00 AM BREAK

Defects in MOS Devices

Session Chairs: Sarit Dhar and Tsunenobu Kimoto
Tuesday Morning, September 19, 2017
Thurgood Marshall Ballroom, West Salon
10:30 am – 12:00 pm

10:30 AM *TU.B1.1

Performance and Reliability Impacts of Extended Epitaxial Defects on 4H-SiC Power Devices

Edward R. Van Brunt, Al Burk, Daniel J. Lichtenwalner, Robert Leonard, Shadi Sabri, Donald A. Gajewski, A. Mackenzie, Brett Hull, Scott Allen and Palmour W. John; Wolfspeed, A Cree Company, United States.

11:00 AM TU.B1.2

Characterization of Traps at SiO₂/SiC (000-1) near the Conduction Band Edge by Using Hall Effect Measurements

Tetsuo Hatakeyama¹, Yuji Kiuchi¹, Mitsuru Sometani¹, Dai Okamoto², Shinsuke Harada¹, Hiroshi Yano², Yoshiyuki Yonezawa¹ and Hajime Okumura¹; ¹AIST, Japan; ²University of Tsukuba, Japan.

11:15 AM TU.B1.3

A Method for Analyzing Traps at the SiO₂/4H-SiC Interface Directly from Transfer Characteristics of 4H-SiC n-MOSFETs

Martin Hauck, Heiko Weber and Michael Krieger; Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany.

11:30 AM TU.B1.4

Determination of Performance-Relevant Trapped Charge in 4H Silicon Carbide MOSFETs

Fabian Rasinger^{1,2}, Gregor Pobegen¹, Thomas Aichinger³, Heiko Weber² and Michael Krieger²; ¹KAI Kompetenzzentrum Automobil- u. Industrieelektronik GmbH, Austria; ²FAU Erlangen, Germany; ³Infineon Technologies Austria, Austria.

11:45 AM TU.B1.5

Oxide Traps Probed by Transient Capacitance Measurements on Lateral SiO₂/4H-SiC MOSFETs

Patrick Fiorenza¹, Ferdinando Iucolano², Mario Saggio² and Fabrizio Roccaforte¹; ¹CNR-IMM, Italy; ²STMicroelectronics, Italy.

Low Voltage SiC MOSFETs I

Session Chair: Takashi Nakamura
Tuesday Afternoon, September 19, 2017
Thurgood Marshall Ballroom, North Salon
1:30 pm – 3:00 pm

1:30 PM TU.D2.1

650 V, 7 mΩ 4H-SiC DMOSFETs for Dual-Side Sintered Power Modules

Qingchun J. Zhang¹, Matthew McCain¹, Brett Hull¹, Jeff Casady¹, Scott Allen¹, Palmour W. John¹, Monty Hayes², Aditya Neelakantan² and John Fruth²; ¹Wolfspeed, A Cree Company, United States; ²Delphi LLC, United States.

1:45 PM TU.D2.2

1.2 kV 4H-SiC Split-Gate MOSFET—Analysis and Experimental Results

Kijeong Han¹, Bantval J. Baliga¹ and Woongje Sung²; ¹North Carolina State University, United States; ²State University of New York Polytechnic Institute, United States.

2:00 PM TU.D2.3

Switching Characterization of 1.2 kV 4H-SiC Power MOSFETs and Si IGBTs at Cryogenic and High Temperatures

Jinwei Qi, Kai Tian, Zhangsong Mao, Jindou Liu, Song Yang, Wenjie Song, Shenhui Ma and Anping Zhang; Xi'an Jiaotong University, China.

2:15 PM TU.D2.4

Practical Design of 4H-SiC Superjunction Devices in the Presence of Charge Imbalance

Md Monzurul Alam¹, Dallas T. Morissette¹ and James A. Cooper^{1,2}; ¹Purdue University, United States; ²Sonrisa Research, Inc., United States.

2:30 PM *TU.D2.5

SiC MOSFET Device Parameter Spread and Ruggedness of Parallel Multichip Structures

Alberto Castellazzi¹, Asad Fayyaz¹ and Rainer Kraus²; ¹University of Nottingham, United Kingdom; ²University of Bundeswehr, Germany.

3:00 PM BREAK

High Voltage SiC MOSFETs

Session Chairs: Brett Hull and Ljubisa Stevanovic
Tuesday Afternoon, September 19, 2017
Thurgood Marshall Ballroom, North Salon
3:30 pm – 4:45 pm

3:30 PM TU.D2.6

3 kV, 13.5 mΩcm² 4H-SiC Reverse Blocking MOSFET with a Non-Punch-Through Drift Layer

Seigo Mori¹, Masatoshi Aketa¹, Takui Sakaguchi¹, Hirokazu Asahara¹, Takashi Nakamura¹ and Tsunenobu Kimoto²; ¹ROHM Co., Ltd., Japan; ²Kyoto University, Japan.

3:45 PM TU.D2.7

Development of a High Performance 3,300V Silicon Carbide MOSFET

Leonid Fursin, Xing Huang, Xueqing Li, Ke Zhu, William Simon and Anup Bhalla; United Silicon Carbide, Inc., United States.

4:00 PM TU.D2.8

Impact of Embedding Schottky Barrier Diodes into 3.3 kV and 6.5 kV SiC MOSFETs

Koutarou Kawahara, Shiro Hino, Koji Sadamatsu, Yukiyasu Nakao, Toshiaki Iwamatsu, Shuhei Nakata, Shingo Tomohisa and Satoshi Yamakawa; Mitsubishi Electric, Japan.

4:15 PM TU.D2.9

3300V SiC Planar DMOSFETs Fabricated on 150mm Substrates

Blake Powell, Sauvik Chowdhury, Chris Hundley and Kevin Matocha; Monolith Semiconductor Inc., United States.

4:30 PM TU.D2.10

4600 V SiC DMOSFETs with $R_{on,sp} = 17.5 \text{ m}\Omega\text{-cm}^2$

Siddarth Sundaresan, Stoyan Jeliakov and Ranbir Singh; GeneSiC Semiconductor, United States.

Fundamental Characterization

Session Chairs: Robert Devaty and Masashi Kato
Tuesday Afternoon, September 19, 2017
Thurgood Marshall Ballroom, West Salon
1:30 pm – 3:00 pm

1:30 PM *TU.B2.1

High Resolution Optical Spectroscopy of Free Exciton and Electronic Band Structure near the Fundamental Gap in 4H SiC

Walter M. Klahold, Wolfgang J. Choyke and Robert P. Devaty; University of Pittsburgh, United States.

2:00 PM TU.B2.2

Reliable Measurement of Silicon Carbide Thermal Conductivity

Björn Lundqvist, Robin Karhu, Ivan G. Ivanov, Jawad Ul Hassan and Olof Kordina; Linköping University, Sweden.

2:15 PM TU.B2.3

Diffusion of the Carbon Vacancy in A-Cut and C-Cut N-Type 4H-SiC

Marianne E. Bathen¹, Hussein Ayedh¹, Lasse Vines¹, Ildiko Farkas², Erik Janzén² and Bengt Svensson¹; ¹University of Oslo, Norway; ²Linköping University, Sweden.

2:30 PM TU.B2.4

Kinetics Modeling of the Carbon Vacancy Thermal Equilibration in 4H-SiC

Hussein Ayedh¹, Roberta Nipoti², Anders Hallén³ and Bengt Svensson¹; ¹University of Oslo, Norway; ²Consiglio Nazionale delle Ricerche, Italy; ³Royal Institute of Technology KTH, Sweden.

2:45 PM TU.B2.5

Processing Induced Surface Paramagnetic Defects in 4H-SiC

Nguyen T. Son, Robin Karhu, Pontus Stenberg, Valdas Jokubavicius, Olof Kordina and Jawad Ul Hassan; Linköping University, Sweden.

3:00 PM BREAK

MOS Interface Defects

Session Chairs: Ulrike Grossner and Nadeemullah Mahadik
Tuesday Afternoon, September 19, 2017
Thurgood Marshall Ballroom, West Salon
3:30 pm – 4:45 pm

3:30 PM TU.B3.1

Evidence of Carbon-Related Defects at the SiC MOS Interface and Mechanism of Defect Passivation by Nitridation and Phosphorus Treatment—Chemical Analyses Combined with DFT Calculations

Takuma Kobayashi¹, Yu-ichiro Matsushita², Takafumi Okuda¹, Atsushi Oshiyama² and Tsunenobu Kimoto¹; ¹Kyoto University, Japan; ²The University of Tokyo, Japan.

3:45 PM TU.B3.2

Atomistic Insight into Carbon Defects at Thermally Grown SiC/SiO₂ Interfaces—Theory and Experiment

Dipanwita Dutta¹, Alla Sologubenko², Deb De³, Shantanu Roy³, Stefan Goedecker³, Massimo Camarda¹, Joerg Lehmann⁴, Giovanni Alfieri⁴, Holger Bartolf⁴, Adolf Schöner⁵ and Thomas Jung^{1,3}; ¹Paul Scherrer Institute, Switzerland; ²ETHZ, Switzerland; ³Uni Basel, Switzerland; ⁴ABB, Switzerland; ⁵Ascatron, Sweden.

4:00 PM TU.B3.3

Exploring the Buried SiO₂/SiC Interface by Soft X-Ray ARPES

Judith Woerle^{1,2}, Vladimir N. Stokov¹, Hans Sigg¹, Jens Gobrecht¹, Ulrike Grossner² and Massimo Camarda¹; ¹Paul Scherrer Institute, Switzerland; ²ETH Zürich, Switzerland.

WEDNESDAY

ORAL PRESENTATIONS

4:15 PM TU.B3.4

DC Bias Dependence of Local Deep Level Transient Spectroscopy Signal and Quantitative Two-Dimensional Imaging of SiO₂/SiC Interface Trap Density

Norimichi Chinone¹, Ryoji Kosugi², Yasunori Tanaka², Shinsuke Harada², Hajime Okumura² and Yasuo Cho¹; ¹Tohoku University, Japan; ²National Institute of Advanced Industrial Science and Technology, Japan.

4:30 PM TU.B3.5

Investigation of Trap Behavior in SiC MOSCAPs with High Temperature High Frequency Method

Zhaoyang Peng¹, Shengkai Wang¹, Yun Bai¹, Yidan Tang¹, Ximing Chen², Chengzhan Li³, Kean Liu³ and Xinyu Liu¹; ¹Institute of Microelectronics of Chinese Academy of Sciences, China; ²University of Electronic Science and Technology of China, China; ³Zhuzhou CRRC Times Electric Co., Ltd, China.

Tutorial

SiC Power Electronic Applications

Session Chair: Victor Veliadis

Tuesday Afternoon, September 19, 2017

Thurgood Marshall Ballroom, North Salon

5:45 pm – 6:45 pm

5:45 PM

15 kV IGBT Converters and High Voltage Circuit Topologies

Subhashish Bhattacharya, North Carolina State University

6:15 PM

Heavy-Duty Vehicle Inverter

Brij Singh, John Deere Electronic Solutions

* Invited Paper

Applications and Package Integration

Session Chairs: Anup Bhalla and Peter Friedrichs

Wednesday Morning, September 20, 2017

Thurgood Marshall Ballroom, North Salon

8:30 am – 10:30 am

8:30 AM *WE.D1.1

SiC MOSFETs for Multi-MW PV Inverters—Opportunities and Challenges

Ljubisa Stevanovic; GE Global Research, United States.

9:00 AM WE.D1.2

30-kW All-SiC Inverter with 3D-Printed Air Cooled Heatsinks for Plug-in and Full Electric Vehicle Applications

Madhu Chinthavali; Oak Ridge National Laboratory, United States.

9:15 AM WE.D1.3

Module and System Considerations to Maximize Performance Advantages of SiC Power Devices

Ty R. McNutt¹, Kraig Olejniczak², Stephen Minden², Daniel Martin², Jonathan Hayes², Ajith Wijenayake² and David Simco²; ¹Wolfspeed, A Cree Company, United States; ²Wolfspeed, A Cree Company, United States.

9:30 AM WE.D1.4

Impact of a Kelvin Source Connection on Discrete High Power SiC-MOSFETs

Christian Bödeker¹, Edgar Ayerbe² and Nando Kaminski¹; ¹University of Bremen, Germany; ²Wolfspeed, A Cree Company, United States.

9:45 AM WE.D1.5

The Development of High Thermal Conductivity SiC Power Modules through the Implementation of Advanced Cooling Techniques Coupled with High Heat Transfer Materials

Brandon Passmore, Brice McPherson and Alex Lostetter; Wolfspeed, A Cree Company, United States.

10:00 AM WE.D1.6

Benefits of High Voltage SiC Applications in Medium Voltage Power Distribution Grids

Shiqi Ji¹, Xiaojie Shi², Zheyu Zhang¹, Wenchao Cao¹ and Fred Wang¹; ¹University of Tennessee Knoxville, United States; ²EPRI, United States.

10:15 AM WE.D1.7

30 kV Pulse Diode Stack Based on 4H-SiC

Vladimir A. Ilyin², Alexey V. Afanasyev², Yuri S. Demin², Boris V. Ivanov², Alexey F. Kardo-Sysoev³, Victor V. Luchinin², Sergey A. Reshanov¹, Adolf Schöner¹, K. A. Sergushichev² and A. A. Smirnov²; ¹Ascatron AB, Sweden; ²St. Petersburg Electrotechnical University "LETI", Russian Federation; ³Ioffe Physical Technical Institute of the Russian Academy of Science, Russian Federation.