

# MONDAY

## ORAL PRESENTATIONS

---

\* Invited Paper

### Plenary Session

Session Chairs: James Cooper and Peter Sandvik  
Monday Morning, September 18, 2017  
Thurgood Marshall Ballroom  
8:30 am – 10:15 am

### 8:30 AM

#### Welcome / Opening Ceremony

Robert Stahlbush, United States Naval Research Laboratory

### 8:45 AM \*MO.PL.1

#### Advancing 4H-SiC Crystal Technology to the Next Stage

Hidekazu Tsuchida; Central Research Institute of Electric Power Industry (CRIEPI), Japan.

### 9:30 AM \*MO.PL.2

#### Recent Developments Accelerating SiC Adoption

Anup Bhalla; United Silicon Carbon, Inc., United States.

### Invited Poster Announcement

Session Chairs: James Cooper and Peter Sandvik  
Monday Morning, September 18, 2017  
Thurgood Marshall Ballroom  
10:15 am – 10:30 am

### 10:15 AM \*MO.AIP.1

#### SEMI Standards for SiC

James D. Oliver<sup>1,2</sup>, Russ Kremer<sup>3,2</sup> and Arnd-Dietrich Weber<sup>4,2</sup>; <sup>1</sup>Northrop Grumman, United States; <sup>2</sup>SEMI, United States; <sup>3</sup>Freiberger Compound Materials, United States; <sup>4</sup>SiCrystal AG, Germany.

### 10:18 AM \*MO.BIP.2

#### Electrostatic-Energy Model for Single Shockley Stacking Fault Formation in 4H-SiC Crystals

Akifumi Iijima, Jun Suda and Tsunenobu Kimoto; Kyoto University, Japan.

### 10:21 AM \*MO.CIP.3

#### About the Electrical Activation of $1 \times 10^{20} \text{ cm}^{-3}$ Ion Implanted Al in 4H-SiC at Temperatures in the Range 1500 - 1950°C

Roberta Nipoti<sup>1</sup>, Alberto Carnera<sup>2</sup>, Giovanni Alfieri<sup>3</sup> and Lukas Kranz<sup>3</sup>; <sup>1</sup>CNR, Italy; <sup>2</sup>Univ.y of Padova, Italy; <sup>3</sup>ABB, Switzerland.

### 10:24 AM \*MO.DIP.4

#### Reliability and Ruggedness of 1200V SiC Planar Gate MOSFETs Fabricated in a High Volume CMOS Foundry

Sauvik Chowdhury, Levi Gant, Blake Powell, Kasturirangan Rangaswamy and Kevin Matocha; Monolith Semiconductor, United States.

### 10:27 AM \*MO.EIP.5

#### Piezoresistive Characteristics of NMOS FET Technology on 4H-SiC

Richard C. Jaeger<sup>1</sup>, Jeffrey C. Suhling<sup>2</sup>, Leonid Fursin<sup>3</sup> and William Simon<sup>3</sup>; <sup>1</sup>Auburn Univ., United States; <sup>2</sup>Auburn Univ., United States; <sup>3</sup>United Silicon Carbide Inc., United States.

### 10:30 AM BREAK

### Diodes and Bipolar Devices I

Session Chairs: Leonid Fursin and Alexander Lebedev  
Monday Morning, September 18, 2017  
Thurgood Marshall Ballroom, North Salon  
11:00 am – 12:45 pm

### 11:00 AM \*MO.KN.D1.1 (Keynote)

#### Progress and Challenge in High to Ultra-High Voltage SiC Power Device Technology

Yoshiyuki Yonezawa; National Institute of Advanced Industrial Science and Technology (AIST), Japan.

### 11:45 AM MO.D1.1

#### Blocking Performance Improvements for 4H-SiC P-GTO Thyristors with Carrier Lifetime Enhancement Processes

Sei-Hyung Ryu<sup>1</sup>, Daniel J. Lichtenwalner<sup>1</sup>, Michael O'Loughlin<sup>1</sup>, Edward R. Van Brunt<sup>1</sup>, Craig Capell<sup>1</sup>, Charlotte Jonas<sup>1</sup>, Yemane Lemma<sup>1</sup>, Qingchun J. Zhang<sup>1</sup>, Jim Richmond<sup>1</sup>, Al Burk<sup>1</sup>, Brett Hull<sup>1</sup>, Matthew McCain<sup>1</sup>, Shadi Sabri<sup>1</sup>, Heather O'Brien<sup>2</sup>, Aderinto Oggunyi<sup>2</sup>, Aivars Lelis<sup>2</sup>, Jeff Casady<sup>1</sup>, Dave Grider<sup>1</sup>, Scott Allen<sup>1</sup> and Palmour W. John<sup>1</sup>; <sup>1</sup>Wolfspeed, A Cree Company, United States; <sup>2</sup>U.S. Army Research Laboratory, United States.

### 12:00 PM MO.D1.2

#### Experimental Demonstration on Ultra High Voltage and High Speed 4H-SiC DSRD with Smaller Numbers of Die Stacks for Pulse Power Applications

Taiga Goto; University of Tsukuba, Japan.

### 12:15 PM MO.D1.3

#### Fabrication of 2.5kV 4H-SiC PiN Diodes with High Energy Implantation (>12MeV) of Al<sup>+</sup> and B<sup>+</sup>

Reza Ghandi, Peter Losee, Alexander Bolotnikov and David Lilienfeld; GE Global Research, United States.

### 12:30 PM MO.D1.4

#### Conductivity Modulated Ultra-High Voltage Implantation-Free 4H-SiC PiN Diodes

Arash Salemi, Hossein Elahipanah, Carl-Mikael Zetterling and Mikael Östling; KTH Royal Institute of Technology, Sweden.

## State of the Art and New Approaches in SiC Materials

Session Chairs: Noboru Ohtani and Peter Wellmann

Monday Morning, September 18, 2017

Thurgood Marshall Ballroom, West Salon

11:00 am – 12:45 pm

### 11:00 AM MO.A1.1

#### **Growth Conditions and *In Situ* Computed Tomography Analysis of Faceted Bulk Growth of SiC Boules**

Matthias Arzig<sup>1</sup>, Michael Salamon<sup>2</sup>, Norman Uhlmann<sup>2</sup>, Bertil Johansen<sup>3</sup> and Peter J. Wellmann<sup>1</sup>; <sup>1</sup>FAU, Germany; <sup>2</sup>FHG IIS, Germany; <sup>3</sup>SG, Norway.

### 11:15 AM MO.A1.2

#### **X-Ray Topography Analysis of 4H-SiC Crystals Grown by High-Temperature Gas Source Method**

Isaho Kamata<sup>1</sup>, Norihiro Hoshino<sup>1</sup>, Yuichiro Tokuda<sup>2</sup>, Emi Makino<sup>2</sup>, Takahiro Kanda<sup>2</sup>, Naohiro Sugiyama<sup>2,3</sup>, Hironari Kuno<sup>2</sup>, Jun Kojima<sup>2</sup> and Hidekazu Tsuchida<sup>1</sup>; <sup>1</sup>CRIEPI (Central Research Institute of Electric Power Industry), Japan; <sup>2</sup>Denso Corporation, Japan; <sup>3</sup>National Institute of Advanced Industrial and Technology (AIST), Japan.

### 11:30 AM MO.A1.3

#### **High-Quality SiC Solution Growth Using Dislocation Conversion on C Face**

Shiyu Xiao<sup>1</sup>, Shunta Harada<sup>2,1</sup>, Xinbo Liu<sup>1</sup>, Kenta Murayama<sup>2</sup>, Ryota Murai<sup>3</sup>, Miho Tagawa<sup>2,1</sup> and Toru Ujihara<sup>2,1,4</sup>; <sup>1</sup>Nagoya University, Japan; <sup>2</sup>Nagoya University, Japan; <sup>3</sup>Nagoya University, Japan; <sup>4</sup>National Institute of Advanced Industrial Science and Technology, Japan.

### 11:45 AM MO.A1.4

#### **Homoeptaxial Growth of Isotopically Enriched 3C- 6H- and 4H-<sup>28</sup>Si<sup>12</sup>C**

Jawad Ul Hassan<sup>1</sup>, Robin Karhu<sup>1</sup>, Björn Lundqvist<sup>1</sup>, Ivan G. Ivanov<sup>1</sup>, Björn Magnusson<sup>2</sup>, Örjan Danielsson<sup>1</sup>, Olof Kordina<sup>1</sup> and Erik Janzén<sup>1</sup>; <sup>1</sup>Linköping University, Sweden; <sup>2</sup>Norstel AB, Sweden.

### 12:00 PM \*MO.KN.A2.1 (Keynote)

#### **Status and Challenges for Large-Diameter SiC Substrates**

Yuri Khlebnikov<sup>1</sup>, Robert Leonard<sup>1</sup>, S. Bubel<sup>1</sup>, J. Ambati<sup>1</sup>, Adrian Powell<sup>2</sup>, A. R. Paisley<sup>1</sup>, E. Deyneka<sup>1</sup>, I. Currier<sup>1</sup>, V. Tsvetkov<sup>1</sup>, J. Seaman<sup>1</sup>, Michael O'Loughlin<sup>1</sup>, Edward R. Van Brunt<sup>1</sup>, Al Burk<sup>1</sup> and E. Balkas<sup>1</sup>; <sup>1</sup>Wolfspeed, United States; <sup>2</sup>Cree, Inc., United States.

## MOS Processing

Session Chairs: Philippe Godignon and Aivars Lelis

Monday Afternoon, September 18, 2017

Thurgood Marshall Ballroom, North Salon

2:15 pm – 4:15 pm

### 2:15 PM MO.C2.1

**Novel Gate Insulator Process by Nitrogen Annealing for Si-face SiC MOSFET with High-Mobility and High-Reliability**  
Shunsuke Asaba, Tatsuo Shimizu, Yukio Nakabayashi, Shigeto Fukatsu, Toshihide Ito and Ryosuke Iijima; Toshiba Corporation, Japan.

### 2:30 PM MO.C2.2

#### **Unraveling the Oxidation Mechanisms Taking Place in Early Steps of 4H-SiC Dry Thermal Oxidation**

Gustavo Dartora<sup>2</sup>, Eduardo Pitthan<sup>2</sup> and Fernanda Stedile<sup>2,1</sup>; <sup>1</sup>Universidade Federal do Rio Grande do Sul, Brazil; <sup>2</sup>Universidade Federal do Rio Grande do Sul, Brazil.

### 2:45 PM MO.C2.3

#### **Isotropic Oxidation of SiC by Atomic Oxygen and Investigation of RIE Induced Effects for Development of 4H-SiC Trench MOSFETs**

Asanka Jayawardena<sup>1</sup>, Ayayi C. Ahyi<sup>1</sup>, Tamara Isaacs-Smith<sup>1</sup>, Gang Liu<sup>2</sup>, Robert G. Shaw<sup>2</sup> and Sarit Dhar<sup>1</sup>; <sup>1</sup>Auburn University, United States; <sup>2</sup>Texas Instruments Incorporated, United States.

### 3:00 PM MO.C2.4

#### **Effect of High Temperature Forming Gas Annealing on Electrical Properties of 4H-SiC Lateral MOSFETs with Lanthanum Silicate and ALD SiO<sub>2</sub> Gate Dielectric**

Minseok Kang, Kevin Lawless, Bongmook Lee and Veena Misra; North Carolina State University, United States.

### 3:15 PM MO.C2.5

#### **Interface Property of SiO<sub>2</sub>/4H-SiC(0001) Structures Formed by Ultrahigh-Temperature Oxidation under Low Oxygen Partial Pressure**

Takuji Hosoi<sup>1</sup>, Yoshihito Katsu<sup>1</sup>, Daisuke Nagai<sup>1</sup>, Hidenori Tsuji<sup>1,2</sup>, Mitsuru Sometani<sup>3</sup>, Takayoshi Shimura<sup>1</sup> and Heiji Watanabe<sup>1</sup>; <sup>1</sup>Osaka University, Japan; <sup>2</sup>Fuji Electric Co., Ltd, Japan; <sup>3</sup>National Institute of Advanced Industrial Science and Technology, Japan.

### 3:30 PM \*MO.KN.C2.1 (Keynote)

#### **Processing Comparison of SiC Planar and Trench MOSFETs—The Case for Trenches**

Dethard Peters<sup>1</sup> and Wolfgang Bergner<sup>2</sup>; <sup>1</sup>Infineon Technologies AG, Germany; <sup>2</sup>Infineon Technologies Austria, AG, Austria.

## Lifetime and Optical Characterization

Session Chair: Peder Bergman and Marko Tadjer  
Monday Afternoon, September 18, 2017  
Thurgood Marshall Ballroom, West Salon  
2:15 pm – 4:15 pm

**2:15 PM \*MO.KN.B2.1** (Keynote)

**Epitaxial Material Challenges for High-Voltage SiC Devices**  
Tsunenobu Kimoto; Kyoto University, Japan.

**3:00 PM MO.B2.1**

**Microscopic FCA System for Depth-Resolved Carrier Lifetime Measurement**

Shinichi Mae<sup>1</sup>, Takeshi Tawara<sup>2,3</sup>, Hidekazu Tsuchida<sup>4</sup> and Masashi Kato<sup>1</sup>; <sup>1</sup>Nagoya Institute of Technology, Japan; <sup>2</sup>National Institute of Advanced Industrial Science and Technology, Japan; <sup>3</sup>Fuji Electric Co., Ltd., Japan; <sup>4</sup>Central Research Institute of Electric Power Industry, Japan.

**3:15 PM MO.B2.2**

**Depth Profiling of Carrier Lifetime in Thick 4H-SiC Epilayers Via TPA**

Nadeemullah A. Mahadik<sup>1</sup>, Robert Stahlbush<sup>1</sup>, Paul Klein<sup>2</sup>, Ani Khachatryan<sup>2</sup> and Stephen Buchner<sup>1</sup>; <sup>1</sup>Naval Research Laboratory, United States; <sup>2</sup>Sotera Defense, United States.

**3:30 PM MO.B2.3**

**Short Minority Carrier Lifetimes in Al- and (Al+B)-Doped P-Type Epilayers**

Koichi Murata<sup>1</sup>, Takeshi Tawara<sup>2,3</sup>, Anli Yang<sup>1</sup> and Hidekazu Tsuchida<sup>1</sup>; <sup>1</sup>Central Research Institute of Electric Power Industry (CRIEPI), Japan; <sup>2</sup>National Institute of Advanced Industrial Science and Technology (AIST), Japan; <sup>3</sup>Fuji Electric Co., Ltd., Japan.

**3:45 PM MO.B2.4**

**Analysis of Carrier Capture and Recombination Processes in Intentionally N+B Doped N-Type 4H-SiC Epilayers**

Anli Yang<sup>1</sup>, Tetsuya Miyazawa<sup>1</sup>, Takeshi Tawara<sup>2</sup>, Koichi Murata<sup>1</sup> and Hidekazu Tsuchida<sup>1</sup>; <sup>1</sup>Central Research Institute of Electric Power Industry (CRIEPI), Japan; <sup>2</sup>National Institute of Advanced Industrial Science and Technology, Japan.

**4:00 PM MO.B2.5**

**Aluminum Doping Concentration Calibration by Photoluminescence in High-Quality Uncompensated P-Type 4H-SiC**

Satoshi Asada<sup>2</sup>, Tsunenobu Kimoto<sup>2</sup> and Ivan G. Ivanov<sup>1</sup>; <sup>1</sup>Linköping University, Sweden; <sup>2</sup>Kyoto University, Japan.

## Tutorial

### SiC MOSFET Design II

Session Chair: Victor Veliadis  
Monday Afternoon, September 18, 2017  
Thurgood Marshall Ballroom, North Salon  
5:15 pm – 6:15 pm

**5:15 PM**

**SiC MOSFET Design—Advantages, Challenges and Strategies**  
B. Jayant Baliga, North Carolina State University